LibraryBath & SanitaryThin-film transistor substrate including pixel regions where gate electrode lines are arrayed on an insulating substrate, and display therewith
Source reports Expired

Thin-film transistor substrate including pixel regions where gate electrode lines are arrayed on an insulating substrate, and display therewith

US-7557373-B2

Abstract

A thin-film transistor substrate includes a pixel region where gate electrode lines are arranged on an insulating substrate sandwiching semiconductor layer patterns and a gate insulator with the insulating substrate, wherein shapes of the semiconductor patterns and the gate electrode lines are set so that a value of K obtained by the following equation is smaller than a first set value when the thin-film transistor substrate is mounted on a metal table: K =( L/Ce )×{ Ca/ ( Ca+Cb )}× S where Ca represents a capacitor between each of the semiconductor layer patterns and the metal table, Cb represents a capacitor between each of the semiconductor layer patterns and the gate electrode lines, Ce represents a capacitor between each of the gate electrode lines and the metal table, L represents a length of each of the gate electrode line, and S represents a substrate surface area that one of the gate electrode lines are in charge of per unit length.

Patent figures(8)

US-7557373-B2 figure 1
1
US-7557373-B2 figure 2
2
US-7557373-B2 figure 3
3
US-7557373-B2 figure 4
4
US-7557373-B2 figure 5
5
US-7557373-B2 figure 6
6
US-7557373-B2 figure 7
7
US-7557373-B2 figure 8
8

Source status & events

No source-status events are recorded.

Related patents (same category)

Notice

This page is for reference only, not legal advice

A source status is not a legal conclusionPatent status may change through fee payment, reinstatement, family rights, or jurisdiction. Check current authoritative records and obtain professional advice.
Obtain FTO clearance before useBefore any make, import, or sell decision, obtain a Freedom-to-Operate analysis from a qualified patent professional.